

63rd IEEE ECTC – Las Vegas, NV: May 28–31, 2013

Low Cost, Room Temperature Debondable Spin on Temporary Bonding Solution: A Key Enabler for 2.5D/3D IC Packaging

Ranjith Samuel E. John¹, Herman Meynen², Sheng Wang¹,
Peng-Fei Fu¹, Craig Yeakle¹, Sang Wook W. Kim³, Lyndon J.
Larson¹ and Scott Sullivan⁴

¹Dow Corning Corporation, 2200 W. Salzburg Road Midland, MI, 48686-0994, USA

²Dow Corning Europe S.A., Parc Industriel - Zone C- Rue Jules Bordet, 7180 Seneffe, Belgium

³Dow Corning Korea, 690-1 Gwanhyewon-Ri, Gwanhyewon-Myeon, Jincheon-Gun, Chungcheongbuk-Do,
365-830, Korea

⁴Suss Microtec, 430 Indio Way, Sunnyvale, CA, 94085

Outline


- **Background**
- **Why A Dow Corning Temporary Bonding Solution**
- **Dow Corning Temporary Bonding Process**
- **Experimental Results**
- **Conclusions**
- **Acknowledgements**

Background

Perforated Carrier Temporary (De) Bonding Technology



Thermoplastic Temporary (De) Bonding Technology



Glass Carrier Temporary (De) Bonding Technology

Why A Dow Corning Temporary Bonding Solution (TBS)


Requirements

- Thermal Stability
- Chemical Stability
- Excellent Adhesion for withstanding Wafer Thinning
- Global TTV of $2\mu\text{m}$ or less across thin wafer
- Low Temp. Debonding
- Easy Wafer Cleaning

Dow Corning TBS Properties


- Thermally Stable
- Chemically Stable
- Wafer Thinning - $50\mu\text{m}$
- Global TTV – $2\mu\text{m}$ (stack)
- Room Temp Bonding
- Room Temp. Debonding
- Easy Wafer Cleaning

Dow Corning Temporary Bonding Process




- **Simple Spin-On Technology**
- **No Adhesive on Device Wafer after debonding**
- **No Additional Wafer Processing or Equipment for pre-processing of wafers**

200 mm Spin Coating Evaluation



As Spun


Max = 66.61
Min = 65.71
TTV = 0.9
Uniformity = +/- 0.7%



Cured

Max = 65.96
Min = 65.60
TTV = 0.36
Uniformity = +/- 0.3%


300 mm Coating & Bonding Test



As Spun

68 μm after spin coating
TTV = 0.84 μm

Mean = 1630.6 microns, TTV = 4.1 microns



Typical $< 5 \mu\text{m}$ TTV for un-optimized carrier bonding using a $\sim 68 \mu\text{m}$ bonding layer

- Release layer = 0.2 μm & Adhesive layer = 68 μm
- Most recent demonstration – Post Wafer Thinning
 - 2 μm TTV with 50 μm adhesive layer on 50 μm thin wafer
 - 2 μm TTV on 50 μm thin wafer with 45 μm bumps
 - 3 μm TTV on 50 μm thin wafer with 70 μm bumps

TTV is device wafer configuration dependent

TTV of 50 μm Thin 300 mm Blanket Wafer – After Backgrinding

Thicknesses (μm)

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
							Notch							
							L1							
			L6				0.873				L2			
				0.874			0.875			0.874				
	L5			0.875			0.875			0.875			L3	
		0.875			0.875				0.875			0.875		
			0.875		0.875		0.875	0.875	0.875		0.875			
				0.875		0.875	0.875	0.875		0.875				
L4	0.875	0.875	0.875	0.875	0.875	0.875		0.875	0.875	0.875	0.875	0.875	0.875	L4
					0.875	0.875		0.875	0.875					
				0.875		0.875	0.875	0.875		0.875				
			0.875		0.875		0.875	0.875		0.875		0.875		
		0.874			0.875				0.875			0.874		
	L3			0.875			0.875			0.875			L5	
				0.873			0.875			0.873				
			L2				0.873				L6			
							L1							


300 mm Wafer Thinning Performance



50 micron bonded stack

No Edge Chipping on non-edge trimmed wafers

Thermal Stability of 50 μm 300 mm Thin Bonded Pair



Before Thermal



200C – 20 mins




260C – 10 mins



200C – 3 hours


No Voids or Delamination

Chemical Resistance




Adhesive Bond Layer shows good resistance to common chemicals used in the post grind processing.

Chemical Resistance of Bonded Pair



No delamination seen of bonded pair during solvent soak test


Adhesive Layer (AL) After Chemical Treatment




**Wafer Map of AL of debonded wafer after Chemical Soak Test
-No Loss of AL, TTV of AL ~ 2.4 micron**

De-Bonding Process

- Simple **Room Temp.** de-bonding process steps:
 - Automated mechanical de-bonding at room temperature
 - Performed on SUSS MicroTec DB300T and DB12T de-bonders



TTV of 50 μm Back Ground 300 mm wafer with 45 μm Tall Bumps



Recipe:
TIM
Site Name:

Length: 1000.00 μm
Speed: 100.00 $\mu\text{m/s}$
Rate: 100 Hz
Direction ->
Repeats: 1
Force: 5 mg

Cursors
Left Right
Meas 92.00 217.0
Delta 164.0 294.0
Level 110.0 367.0
Delta 160.0 415.0

Ref: 0.000
L Height: -3.0 \AA
Th R Height: 27.09 μm

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
							Notch							
							L1							
			L6				0.891			L2				
				0.891			0.891			0.891				
	L5			0.891			0.890			0.890			L3	
		0.891			0.890					0.890		0.891		
			0.891		0.890		0.890			0.890		0.890		
				0.890		0.890	0.890	0.890		0.890				
					0.890	0.889		0.889	0.890					
L4	0.891	0.891	0.890	0.890	0.890				0.890	0.890	0.890	0.891	0.891	L4
					0.890	0.890		0.890	0.890					
				0.891		0.889	0.890	0.890		0.890				
			0.891		0.890		0.890		0.890		0.891			
		0.891			0.890				0.890			0.891		
	L3			0.891			0.890			0.890				L5
				0.891			0.891			0.890				
			L2				0.891				0.890			
							L1							

2 μm TTV on 50 μm thin wafer 5 mm edge exclusion


TTV of 50 μm Back Ground 300 mm wafer with 70 μm Tall Bumps

Recipe:
TIM
Site Name:

Length: 1000.00 μm
Speed: 100.00 $\mu\text{m/s}$
Rate: 100 Hz
Direction: ->
Repeats: 1
Force: 5 mg

Cursors:
Left Right
Meas: 92.00 217.0
Delta: 164.0 294.0
Level: 110.0 253.0
Delta: 160.0 301.0


Ref: 0.000
L Height: 4.6 \AA
R Height: 8.6 \AA




A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
							Notch							
							L1							
			L6				0.924				L2			
				0.924			0.924			0.924				
	L5			0.924			0.923			0.924			L3	
		0.924			0.923				0.923			0.924		
			0.924		0.923		0.923		0.923		0.924			
				0.923		0.922	0.923	0.922		0.923				
					0.923	0.923		0.923	0.923		0.923	0.924	0.924	L4
L4	0.924	0.924	0.923	0.923	0.923	0.923		0.923	0.923		0.923	0.923	0.924	0.924
					0.923	0.922		0.923	0.923					
				0.923		0.923	0.922	0.923		0.923				
				0.924		0.923	0.923		0.923		0.924			
		0.923			0.923		0.923		0.923			0.924		
L3				0.924			0.923			0.924				L5
				0.924			0.924			0.924				
			L2				0.924				L6			
							L1							

3 μm TTV on 50 μm thin wafer 5 mm edge exclusion

Debonded Thin Bumped Wafer



50 μm thin wafer with 70 μm tall bumps



50 μm thin wafer with 45 μm tall bumps

Crack Free Debond

Process Survey

Production Readiness

Categorized:

1 : Qualified /used for high volume manufacturing

2: Integration tests in line at institute

3: Qualified by SUSS internal tests

Cost of Ownership

Calculated:

Equipment cost
Process times & cycles

Other consumables:

e.g. Cost of Tape

(Cost of materials)

Performance

Weighted:

Process Latitude
(Survivability / Debondability)


Achievable min. wafer thickness
(TTV)

Temperature

Max. temperature for post processing

Cost Of Ownership

Readiness level



Performance (TTV / Process Latitude)

100%: Si TTV 1 μ m & all bump sizes / layers more or less plug and play

Max. Temperature

- 500°C
- 400°C
- 250°C
- 200°C

Conclusion

Dow Corning Temporary Bonding Solutions is offering:

- Simple bi-layer structure for a temporary bonding solution
 - **No wafer pretreatment**
- Excellent uniformity for thick layers
 - **Less than 1 μm TTV for coated bonding material prior to bonding**
- Fast **room temperature** bond
 - **TTV of 2-3 μm micron demonstrated on 50 μm thin bumped wafer stack**
- Good thermal & chemical characteristics
 - Thermal stability demonstrated in air and vacuum ambient
 - Chemical stability demonstrated with respect to TSV process chemical
- Fast mechanical de-bonding with a high throughput potential
 - Easy **room temperature** de-bond

Acknowledgments

- **Thank you for your attention to this presentation!**
- The authors would like to thank the many contributors that collaborated to create the temporary bonding solution presented here:
 - SUSS MicroTec:
 - S. Lutter, W. Bair, & S. Krausse
 - Dow Corning Commercial Excellence Team for Temporary Bonding Solutions