


Effective Post-TSV-DRIE Wet Clean Process for Through Silicon Via Applications



TSV Process Flow at CNSE for 5x50 and 2x40µm Through Silicon Vias


- (a) TEOS layer
 - (b) Photoresist patterning using MUV lithography
 - (b) BOSCH-type DRIE to etch silicon
 - **Cleaning process**
 - (c) Oxide liner (Ozone/TEOS) by CVD deposition
 - (d) Cu barrier and seed layers deposited followed by Cu plating
 - (e) CMP to remove overburden followed by M1 processing
- The CNSE POR Cleaning process uses an oxygen ash as part of the RIE process, followed by dilute HF and NH₄OH:H₂O₂:H₂O to remove photoresist and the sidewall polymer.

Soak Time (s)	Rinse	Number of Wafers			
		5x50		2x40	
		Ash	No Ash	Ash	No Ash
1800	Mega DIW	3	3	3	3
	SC1	3	2	-	3
2700	Mega DIW	3	1	-	-
	SC1	3	2	-	-
3600	Mega DIW	3	3	3	3
	SC1	3	3	3	2
POR		5	3	6	3
No Clean		2	2	-	-

	POR	Replace Existing Clean Only	Replace Ash and Existing Clean
Pattern TSVs	Pattern TSVs	Pattern TSVs	Pattern TSVs
RIE Oxide and Si	RIE Oxide and Si	RIE Oxide and Si	RIE Oxide and Si
Ash	Ash	Ash	
DHF, SC1 clean		Veeco Wet Clean	Veeco Wet Clean
Dielectric Liner	Dielectric Liner	Dielectric Liner	Dielectric Liner



33% reduction in RIE Process Time

Acknowledgements: Kim Pollard and Diane Scheele (Dyna) for technical support and guidance using Dynastrip™ for TSV Clean. John Mucci (CNSE) for assistance in developing TSV Etch recipes for this work.



- Veeco Wet Clean Process:**
- Immersion batch soak in Dynastrip™ DL9150
 - Single wafer high pressure fan spray with Dynastrip™ DL9150
 - Rinse and spin dry
- Eliminates need for oxygen ash process to strip photoresist**


Electrical test was used to evaluate the performance of the cleaning process. Arrays of TSVs are connected to bond pads on the front surface of the wafer. Voltage is applied and leakage current is measured to the substrate. Voltage is then ramped in step pattern to determine voltage where TSV dielectric breakdown occurs.



Electrical test was done on 32 dies per wafer. Veeco wet clean had average leakage current approximately the same as POR. The split cell "no clean" wafers (without a wet clean) performed similarly to POR for the wafers with the Ash process. Without the Ash process the results are quite different indicating the sidewall polymer is removed primarily by the Ash in the POR. For the Veeco wet clean there is no difference without Ash.

		Concentration (atomic %)							
		Si		O		C		F	
		B	A	B	A	B	A	B	A
5X50	Top	41	59	31	29	28	12	1	-
	Before Clean	43	60	35	29	22	12	0.5	-
	After Clean	44	60	37	28	19	12	-	-
2X40	Top	51	73	28	18	22	9	-	-
	Before Clean	28	41	2	23	69	37	2	-
	After Clean	33	45	3.5	24	63	31	1	-
Off TSV	Before Clean	37	60	4	24	59	17	1	-
	After Clean	79	68	16	19	5	14	-	-
	Off TSV	79	68	16	19	5	14	-	-

Auger analysis shows the carbon and fluorine concentrations on the TSV sidewall decreases after cleaning. (B=before cleaning; A=after cleaning)



- Conclusions**
- Electrical and physical analysis shows the Veeco wet clean removes both the photoresist and sidewall polymer residues from the TSVs.
 - The new clean process can replace the ash, reducing the TSV RIE process time by 33%.